

## LOW-POWER 16-CHANNEL CONSTANT-CURRENT LED SINK DRIVER

#### **FEATURES**

- 16 Constant-Current Output Channels
- Constant Output Current Invariant to Load Voltage Change
- Excellent Output Current Accuracy:
  - Between Channels: < ±4% (Max)</li>
  - Between ICs: < ±6% (Max)</li>
- Constant Output Current Range: 3 mA to 45 mA
- Output Current Adjusted By External Resistor
- Fast Response of Output Current, OE (Min): 100 ns

- 30-MHz Clock Frequency
- Schmitt-Trigger Inputs
- 3.3-V to 5-V Supply Voltage
- Thermal Shutdown for Overtemperature Protection
- ESD Performance: 1-kV HBM

#### **APPLICATIONS**

- Gaming Machine / Entertainment
- General LED Applications
- LED Display Systems
- Signs LED Lighting
- White Goods

#### **DESCRIPTION/ORDERING INFORMATION**

The TLC5925 is designed for LED displays and LED lighting applications. The TLC5925 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC5925 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs within a wide range of VF variations. Used in system design for LED display applications (e.g., LED panels), the TLC5925 provides great flexibility and device performance. Users can adjust the output current from 3 mA to 45 mA through an external resistor,  $R_{\rm ext}$ , which gives flexibility in controlling the light intensity of LEDs. TLC5925 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

The serial data is transferred into TLC5925 via SDI, shifted in the shift register, and transferred out via SDO. LE can latch the serial data in the shift register to the output latch.  $\overline{OE}$  enables the output drivers to sink current.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PW	Reel of 2000	TLC5925IPWR	Y5925	
-40°C to 85°C	W-SOIC - DW	Reel of 2000	TLC5925IDWR	PREVIEW	
	SSOP - DBQ	Reel of 2000	TLC5925IDBQR	TLC5925I	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## **BLOCK DIAGRAM**





## DBQ, DW, OR PWP PACKAGE (TOP VIEW)



## **Terminal Descriptions**

TERMINAL NAME	DESCRIPTION
CLK	Clock input for data shift on rising edge
GND	Ground for control logic and current sink
LE	Data strobe input Serial data is transferred to the respective latch when LE is high. The data is latched when LE goes low. LE has an internal pull-down resistor.
ŌĒ	Output enable When $\overline{OE}$ is active (low), the output drivers are enabled. When $\overline{OE}$ is high, all output drivers are turned OFF (blanked). $\overline{OE}$ has an internal pullup resistor.
OUT0-OUT15	Constant-current outputs
R-EXT	Input used to connect an external resistor (R <sub>ext</sub> ) for setting output currents
SDI	Serial-data input to the Shift register
SDO	Serial-data output to the following SDI of next driver IC or to the microcontroller
VDD	Supply voltage



## **Timing Diagram**




Figure 1. Timing Diagram

## **Truth Table in Normal Operation**

CLK	LE	ŌĒ	SDI	OUT0OUT15OUT15	SDO
<b>↑</b>	Н	L	Dn	DnDn – 7Dn – 15	Dn – 15
<b>↑</b>	L	L	Dn + 1	No change	Dn – 14
<b>↑</b>	Н	L	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
<b>↓</b>	Х	L	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
<b>1</b>	X	Н	Dn + 3	off	Dn – 13

## **Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	0	7	V
VI	Input voltage	-0.4	V <sub>DD</sub> + 0.4	V
Vo	Output voltage	-0.5	20	V
I <sub>OUT</sub>	Output current		45	mA
$I_{\text{GND}}$	GND terminal current		750	mA
T <sub>A</sub>	Free-air operating temperature range	-40	125	°C
T <sub>J</sub>	Operating junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-55	150	°C

## **Power Dissipation and Thermal Impedance**

				MIN	MAX	UNIT
			DBQ package		1.6	
P <sub>D</sub> Power dissipation	Mounted on JEDEC 4-layer board (JESD 51-7), No airflow, $T_A = 25^{\circ}C$ , $T_J = 125^{\circ}C$	DW package		2.2	W	
	The annell, TA 20 c, TJ 120 c	PW package		1.1		
			DBQ package		99.8	
		Mounted on JEDEC 1-layer board (JESD 51-3), No airflow	DW package		80.5	
0	Thermal impedance,	The summer	PW package		118.8	°C/W
$\theta_{JA}$	junction to free air		DBQ package		61.0	C/VV
		Mounted on JEDEC 4-layer board (JESD 51-7), No airflow	DW package		45.5	
			PW package		87.9	



## **Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		TEST (	TEST CONDITIONS			UNIT
$V_{DD}$	Supply voltage			3	5.5	V
Vo	Output voltage	OUT0 to OUT15			17	V
	Output ourrant	DC test circuit	V <sub>O</sub> ≥ 0.6 V			A
IO	Output current	DC test circuit	V <sub>O</sub> ≥ 1 V		45	mA
I <sub>OH</sub>	High-level output current	SDO		-1		mA
I <sub>OL</sub>	Low-level output current	SDO		1		mA
$V_{IH}$	High-level input voltage	CLK, OE, LE, and SDI		$0.7 \times V_{DD}$	$V_{DD}$	V
$V_{IL}$	Low-level input voltage	CLK, OE, LE, and SDI		GND	$0.3 \times V_{DD}$	V
t <sub>R</sub>	Rise Time	CLK			500	ns
t <sub>F</sub>	Fall Time	CLK			500	ns

## **Recommended Timing**

 $V_{DD} = 3 \text{ V to } 5.5 \text{ V (unless otherwise noted)}$ 

		TEST CONDITIONS	MIN	MAX	UNIT
t <sub>w(L)</sub>	LE pulse duration		15		ns
t <sub>w(CLK)</sub>	CLK pulse duration		15		ns
$t_{w(OE)}$	OE pulse duration		300		ns
t <sub>su(D)</sub>	Setup time for SDI		3		ns
t <sub>h(D)</sub>	Hold time for SDI		2		ns
t <sub>su(L)</sub>	Setup time for LE		5		ns
t <sub>h(L)</sub>	Hold time for LE		5		ns
f <sub>CLK</sub>	Clock frequency	Cascade operation		30	MHz

## **Electrical Characteristics**

 $V_{DD}$  = 3 V,  $T_J$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Input voltage			3		5.5	V
Vo	Output voltage					17	V
	Outrout account	V <sub>O</sub> ≥ 0.6 V	V <sub>O</sub> ≥ 0.6 V				A
lo	Output current	V <sub>O</sub> ≥ 1 V				45	mA
I <sub>OH</sub>	High-level output current, source			-1			A
I <sub>OL</sub>	Low-level output current, sink			1			mA
V <sub>IH</sub>	High-level input voltage			$0.7 \times V_{DD}$		$V_{DD}$	V
V <sub>IL</sub>	Low-level input voltage			GND		$0.3 \times V_{DD}$	\ \
	Output laskage compat	\/ 47.\/	$T_J = 25^{\circ}C$			0.5	^
l <sub>leak</sub>	Output leakage current	V <sub>OH</sub> = 17 V	T <sub>J</sub> = 125°C			2	μА
V <sub>OH</sub>	High-level output voltage	SDO, $I_{OL} = -1 \text{ mA}$		V <sub>DD</sub> - 0.4			V
V <sub>OL</sub>	Low-level output voltage	SDO, I <sub>OH</sub> = 1 mA				0.4	V
	Output current 1	$V_{OUT} = 0.6 \text{ V}, R_{ext} =$	1680 Ω		13		mA
I <sub>O(1)</sub>	Output current error, die-die	$I_{OL} = 13 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$		±3	±6	%	
	Output current error, channel-to-channel	$I_{OL} = 13 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$	6 V, $R_{ext}$ = 1680 Ω,		±1.5	±4	%
	Output current 2	$V_0 = 0.8 \text{ V}, R_{ext} = 84$	Ω 0.		26		mA
I <sub>O(2)</sub>	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$	8 V, $R_{ext} = 840 \Omega$ ,		±3	±6	%
	Output current error, channel-to-channel	$I_{OL} = 26 \text{ mA}, V_O = 0.$ $T_J = 25^{\circ}\text{C}$	8 V, $R_{ext} = 840 \Omega$ ,		±1.5	±4	%
I <sub>OUT</sub> vs	Output current vs	$V_0 = 1 \text{ V to 3 V, I}_0 =$	= 13 mA		±0.1		0/ /\/
V <sub>OUT</sub>	output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5 \text{ V}$	, I <sub>O</sub> = 13 mA to 45 mA		±1		%/V
	Pullup resistance	ŌĒ			500		kΩ
	Pulldown resistance	LE			500		kΩ
T <sub>sd</sub>	Overtemperature shutdown <sup>(1)</sup>			150	175	200	°C
T <sub>hys</sub>	Restart temperature hysteresis				15		°C
•		R <sub>ext</sub> = Open			7	10	
$I_{DD}$	Supply current	$R_{\text{ext}} = 1680 \Omega$			9	12	mA
		$R_{ext} = 840 \Omega$		11	13		
C <sub>IN</sub>	Input capacitance	$V_I = V_{DD}$ or GND, CL	K, SDI, SDO, OE			10	pF

<sup>(1)</sup> Specified by design



## **Electrical Characteristics**

 $V_{DD}$  = 5.5 V,  $T_{J}$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{DD}$	Input voltage			3		5.5	V
Vo	Output voltage					17	V
	Outrast summer	V <sub>O</sub> ≥ 0.6 V		3			A
I <sub>O</sub>	Output current	V <sub>O</sub> ≥ 1 V	/ <sub>O</sub> ≥ 1 V			45	mA
I <sub>OH</sub>	High-level output current, source			-1			Λ
I <sub>OL</sub>	Low-level output current, sink			1			mA
V <sub>IH</sub>	High-level input voltage			$0.7 \times V_{DD}$		$V_{DD}$	V
V <sub>IL</sub>	Low-level input voltage			GND		03 × V <sub>DD</sub>	V
	• · · · · ·	.,	T <sub>J</sub> = 25°C			0.5	
l <sub>leak</sub>	Output leakage current	V <sub>OH</sub> = 17 V	T <sub>J</sub> = 125°C			2	μΑ
V <sub>OH</sub>	High-level output voltage	SDO, $I_{OL} = -1 \text{ mA}$		V <sub>DD</sub> - 0.4			V
V <sub>OL</sub>	Low-level output voltage	SDO, I <sub>OH</sub> = 1 mA				0.4	V
	Output current 1	$V_{OUT} = 0.6 \text{ V}, R_{ext} =$	1680 Ω		13		mA
I <sub>O(1)</sub>	Output current error die-die $I_{OL} = 1$		$I_{OL}$ = 13 mA, $V_{O}$ = 0.6 V, $R_{ext}$ = 1680 $\Omega$ , $T_{J}$ = 25°C		±3	±6	%
	Output current error, channel-to-channel	$I_{OL} = 13 \text{ mA}, V_O = 0.0$ $T_J = 25^{\circ}\text{C}$	6 V, $R_{ext}$ = 1680 Ω,		±1.5	±4	%
	Output current 2	$V_0 = 0.8 \text{ V}, R_{ext} = 84$	0 Ω		26		mA
I <sub>O(2)</sub>	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_O = 0.5$ $T_J = 25^{\circ}\text{C}$	8 V, $R_{ext} = 840 \Omega$ ,		±3	±6	%
,	Output current error, channel-to-channel	$I_{OL} = 26 \text{ mA}, V_O = 0.5$ $T_J = 25^{\circ}\text{C}$	8 V, $R_{ext} = 840 \Omega$ ,		±1.5	±4	%
I <sub>OUT</sub> vs	Output current vs	$V_0 = 1 \text{ V to 3 V}, I_0 =$	= 26 mA		±0.1		0/ //
V <sub>OUT</sub>	output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5 \text{ V},$	I <sub>O</sub> = 13 mA to 45 mA		±1		%/V
	Pullup resistance	ŌĒ			500		kΩ
	Pulldown resistance	LE			500		kΩ
T <sub>sd</sub>	Overtemperature shutdown <sup>(1)</sup>			150	175	200	°C
T <sub>hys</sub>	Restart temperature hysteresis				15		°C
•		R <sub>ext</sub> = Open			9	11	
$I_{DD}$	Supply current	$R_{\text{ext}} = 1680 \Omega$			12	14	mA
		$R_{\text{ext}} = 840 \ \Omega$		14	16		
C <sub>IN</sub>	Input capacitance	$V_I = V_{DD}$ or GND, CL	K, SDI, SDO, OE			10	pF

<sup>(1)</sup> Specified by design

## **Switching Characteristics**

 $V_{DD}$  = 3 V,  $T_{J}$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH1</sub>	Low-to-high propagation delay time, CLK to OUTn		30	45	60	ns
t <sub>PLH2</sub>	Low-to-high propagation delay time, LE to OUTn		30	45	60	ns
t <sub>PLH3</sub>	Low-to-high propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		30	45	60	ns
t <sub>PLH4</sub>	Low-to-high propagation delay time, CLK to SDO			30	40	ns
t <sub>PHL1</sub>	High-to-low propagation delay time, CLK to OUTn		40	65	100	ns
t <sub>PHL2</sub>	High-to-low propagation delay time, LE to OUTn		40	65	100	ns
t <sub>PHL3</sub>	High-to-low propagation delay time, OE to OUTn		40	65	100	ns
t <sub>PHL4</sub>	High-to-low propagation delay time, CLK to SDO			30	40	ns
t <sub>w(CLK)</sub>	Pulse duration, CLK	$V_{IH} = V_{DD}, V_{IL} = GND,$	15			ns
t <sub>w(L)</sub>	Pulse duration LE	$R_{ext} = 840 \Omega, V_L = 4 V,$	15			ns
t <sub>w(OE)</sub>	Pulse duration, OE	$R_L = 88 \Omega, C_L = 10 pF$	300			ns
t <sub>h(D)</sub>	Hold time, SDI		2			ns
t <sub>su(D)</sub>	Setup time, SDI		3			ns
t <sub>h(L)</sub>	Hold time, LE		5			ns
t <sub>su(L)</sub>	Setup time, LE		5			ns
t <sub>r</sub>	Rise time, CLK <sup>(1)</sup>				500	ns
t <sub>f</sub>	Fall time, CLK <sup>(1)</sup>				500	ns
t <sub>or</sub>	Rise time, outputs (off)		35	50	70	ns
t <sub>of</sub>	Rise time, outputs (on)		15	50	120	ns
f <sub>CLK</sub>	Clock frequency	Cascade operation			30	MHz

<sup>(1)</sup> If the devices are connected in cascade and t<sub>r</sub> or t<sub>f</sub> is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.



## **Switching Characteristics**

 $V_{DD}$  = 5.5 V,  $T_{J}$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH1</sub>	Low-to-high propagation delay time, CLK to OUTn		20	35	55	ns
t <sub>PLH2</sub>	Low-to-high propagation delay time, LE to OUTn		20	35	55	ns
t <sub>PLH3</sub>	Low-to-high propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		20	35	55	ns
t <sub>PLH4</sub>	Low-to-high propagation delay time, CLK to SDO			20	30	ns
t <sub>PHL1</sub>	High-to-low propagation delay time, CLK to OUTn		15	28	42	ns
t <sub>PHL2</sub>	High-to-low propagation delay time, LE to OUTn		15	28	42	ns
t <sub>PHL3</sub>	High-to-low propagation delay time, $\overline{\text{OE}}$ to $\overline{\text{OUTn}}$		15	28	42	ns
t <sub>PHL4</sub>	High-to-low propagation delay time, CLK to SDO			20	30	ns
t <sub>w(CLK)</sub>	Pulse duration, CLK	$V_{IH} = V_{DD}, V_{IL} = GND,$	10			ns
t <sub>w(L)</sub>	Pulse duration LE	$R_{ext} = 840 \Omega, V_{L} = 4 V,$	10			ns
$t_{w(OE)}$	Pulse duration, OE	$R_L = 88 \Omega, C_L = 10 pF$	200			ns
t <sub>h(D)</sub>	Hold time, SDI		2			ns
t <sub>su(D)</sub>	Setup time, SDI		3			ns
t <sub>h(L)</sub>	Hold time, LE		5			ns
t <sub>su(L)</sub>	Setup time, LE		5			ns
t <sub>r</sub>	Rise time, CLK <sup>(1)</sup>				500	ns
t <sub>f</sub>	Fall time, CLK <sup>(1)</sup>				500	ns
t <sub>or</sub>	Rise time, outputs (off)		25	45	65	ns
t <sub>of</sub>	Rise time, outputs (on)		7	12	20	ns
f <sub>CLK</sub>	Clock frequency	Cascade operation			30	MHz

<sup>(1)</sup> If the devices are connected in cascade and t<sub>r</sub> or t<sub>f</sub> is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

Product Folder Link(s): TLC5925



www.ti.com

## PARAMETER MEASUREMENT INFORMATION




Figure 2. Test Circuit for Electrical Characteristics





Figure 3. Test Circuit for Switching Characteristics

## PARAMETER MEASUREMENT INFORMATION (continued)



**Figure 4. Normal Mode Timing Waveforms** 

#### APPLICATION INFORMATION

## **Operating Principles**

#### **Constant Current**

In LED display applications, TLC5925 provides nearly no current variations from channel to channel and from IC to IC. While  $I_{OUT} \le 45$  mA, the maximum current skew between channels is less than  $\pm 5\%$  and between ICs is less than  $\pm 6\%$ .

#### **Adjusting Output Current**

TLC5925 sets  $I_{OUT}$  based on the external resistor  $R_{ext}$ . Users can follow the below formulas to calculate the target output current  $I_{OUT,target}$  in the saturation region:

 $I_{OUT,target} = (1.21 \text{ V} / R_{ext}) \times 18$ , where  $R_{ext}$  is the external resistance connected between R-EXT and GND.

Therefore, the default current is approximately 26 mA at 840  $\Omega$  and 13 mA at 1680  $\Omega$ . The default relationship after power on between  $I_{OUT,target}$  and  $R_{ext}$  is shown in Figure 5.




Figure 5. Default Relationship Curve Between I<sub>OUT,target</sub> and R<sub>ext</sub> After Power Up

SLVS765-OCTOBER 2008 www.ti.com

# TEXAS INSTRUMENTS

## **Propagation Delay Times**




Figure 6. CLK to OUT7




Figure 7. OE to OUT1

www.ti.com




Figure 8. OE to OUT7

#### PACKAGE OPTION ADDENDUM

www.ti.com 16-Apr-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLC5925IDBQR	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5925IDBQRG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5925IDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5925IDWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5925IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5925IPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 18-Feb-2011


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5925IDBQR	SSOP/ QSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC5925IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 18-Feb-2011




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5925IDBQR	SSOP/QSOP	DBQ	24	2500	346.0	346.0	33.0
TLC5925IPWR	TSSOP	PW	24	2000	346.0	346.0	33.0

DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



DBQ (R-PDSO-G24)

## PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

**TI E2E Community Home Page**