

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

- 2-V to 6-V V_{CC} Operation ('HC4511)
- 4.5-V to 5.5-V V_{CC} Operation (CD74HCT4511)
- **High-Output Sourcing Capability**
 - 7.5 mA at 4.5 V (CD74HCT4511)
 - 10 mA at 6 V ('HC4511)
- Input Latches for BCD Code Storage
- Lamp Test and Blanking Capability
- **Balanced Propagation Delays and Transition Times**
- Significant Power Reduction Compared to **LSTTL Logic ICs**
- 'HC4511
 - High Noise Immunity, N_{IL} or $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5$ V
- CD74HCT4511
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8 \text{ V Maximum}, V_{IH} = 2 \text{ V Minimum}$
 - CMOS Input Compatibility, $I_I \le 1 \mu A$ at VOL, VOH





description/ordering information

The CD54HC4511, CD74HC4511, and CD74HCT4511 are BCD-to-7 segment latch/decoder/drivers with four address inputs (D_0 – D_3), an active-low blanking (\overline{BL}) input, lamp-test (\overline{LT}) input, and a latch-enable (\overline{LE}) input that, when high, enables the latches to store the BCD inputs. When $\overline{\text{LE}}$ is low, the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors, but are capable of sourcing (at standard V_{OH} levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	DDID E	T. b (05	CD74HC4511E	CD74HC4511E
	PDIP – E	Tube of 25	CD74HCT4511E	CD74HCT4511E
		Tube of 40	CD74HC4511M	
5500 to 40500	SOIC - M	Reel of 2500	CD74HC4511M96	HC4511M
–55°C to 125°C		Reel of 250	CD74HC4511MT	
	TOOOD DW	Reel of 2000	CD74HC4511PWR	1114544
	TSSOP – PW	Reel of 250	CD74HC4511PWT	HJ4511
	CDIP – F	Tube of 25	CD54HC4511F3A	CD54HC4511F3A

 $^{^\}dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



processing does not necessarily include testing of all pa

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003


FUNCTION TABLE

		11	NPUT	S			OUTPUTS								
LE	BL	LT	D ₃	D ₂	D ₁	D ₀	а	b	С	d	е	f	g	DISPLAY	
Х	Х	L	Х	Χ	Х	Χ	Н	Н	Н	Н	Н	Н	Н	8	
Х	L	Н	Х	Χ	Χ	Χ	L	L	L	L	L	L	L	Blank	
L	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0	
L	Н	Н	L	L	L	Н	L	Н	Н	L	L	L	L	1	
L	Н	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2	
L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3	
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4	
L	Н	Н	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5	
L	Н	Н	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	6	
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7	
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8	
L	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	9	
L	Н	Н	Н	L	Н	L	L	L	L	L	L	L	L	Blank	
L	Н	Н	Н	L	Н	Н	L	L	L	L	L	L	L	Blank	
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	Blank	
L	Н	Н	Н	Н	L	Н	L	L	L	L	L	L	L	Blank	
L	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	Blank	
L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	Blank	
Н	Н	Н	Χ	Χ	Χ	Χ	†	†	†	†	†	†	†	†	

X = Don't care

NOTE: Display is blank for all illegal input codes (BCD > HLLH).

function diagram



[†] Depends on BCD code previously applied when $\overline{LE} = L$

logic diagram Latch LE D Latch LE Latch D Latch LE LE LE LE

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 7 V
Input diode current, I_{IK} ($V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$) (see Note 1) $\pm 20 \text{ mA}$
Output diode current, I_{OK} ($V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{V}$) (see Note 1)
Continuous output source or sink current per output, I_O ($V_O = 0$ to V_{CC}) ± 25 mA
Continuous current through V _{CC} or GND ±50 mA
Package thermal impedance, θ _{JA} (see Note 2): E package
M package 73°C/W
PW package 108°C/W
Lead temperature (during soldering):
At distance $1/16 \pm 1/32$ in $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s maximum
Unit inserted into a PC board (minimum thickness 1/16 in, 1.59 mm),
with solder contacting lead tips only 300°C
Storage temperature, T _{sta} –65 to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions for 'HC4511 (see Note 3)

			T _A =	25°C	$T_A = -55^{\circ}C$ TO 125°C		T _A = -	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage		2	6	2	6	2	6	V
		V _{CC} = 2 V	1.5		1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		3.15		3.15		V
		V _{CC} = 6 V	4.2		4.2		4.2		
		$V_{CC} = 2 V$		0.5		0.5		0.5	
٧ _{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$		1.35		1.35		1.35	V
		VCC = 6 V		1.8		1.8		1.8	
VI	Input voltage		0	VCC	0	VCC	0	VCC	V
Vo	Output voltage		0	VCC	0	VCC	0	VCC	V
		V _{CC} = 2 V		1000		1000		1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V		500		500		500	ns
		VCC = 6 V		400		400		400	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

recommended operating conditions for CD74HCT4511 (see Note 4)

		T _A = 1	25°C	T _A = -		T _A = - TO 8	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		8.0		0.8		0.8	V
٧ _I	Input voltage		VCC		VCC		VCC	V
VO	Output voltage		VCC		VCC		VCC	V
t _t	Input transition (rise and fall) time		500		500		500	ns

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

'HC4511 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	T _A = 25°C		T _A = -55°C TO 125°C		T _A = −40°C TO 85°C		UNIT
					MAX	MIN	MAX	MIN	MAX	
			2 V	1.9		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5 V	4.4		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9		5.9		5.9		V
		$I_{OH} = -7.5 \text{ mA}$	4.5 V	3.98		3.7		3.84		
		$I_{OH} = -10 \text{ mA}$	6 V	5.48		5.2		5.34		
			2 V		0.1		0.1		0.1	
		$I_{OL} = 20 \mu\text{A}$	4.5 V		0.1		0.1		0.1	
VOL	VI = VIH or VIL		6 V		0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V		8		160		80	μΑ
Ci					10		10		10	pF

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

CD74HCT4511

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	Vcc	T _A = 25°C			T _A = -55°C TO 125°C		T _A = -40°C TO 85°C		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V	Mr. Marian Mr.	I _{OH} = -20 μA	45.77	4.4			4.4		4.4		V
VOH	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98			3.7		3.84		V
V	Mr. Mr. and	Ι _Ο L = 20 μΑ	45.77			0.1		0.1		0.1	.,
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 4 \text{ mA}$	4.5 V			0.26		0.4		0.33	V
lį	$V_I = V_{CC}$ to GND		5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8		160		80	μΑ
∆l _{CC} †	One input at V _{CC} – Other inputs at 0 or		4.5 V to 5.5 V		100	360		490		450	μА
Ci						10		10		10	pF

 $^{^{\}dagger}$ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS‡
LT, LE	1.5
BL, Dn	0.3

 $[\]ddagger$ Unit load is ΔI_{CC} limit specified in electrical characteristics table, e.g., 360 μA maximum at 25°C

'HC4511 timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		Vcc	T _A = 25°C		T _A = -55°C TO 125°C		T _A = -40°C TO 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	80		120		100		
t _w	Pulse duration, LE low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	60		90		75		
tsu	Setup time, BCD inputs before LE↑	4.5 V	12		18		15		ns
		6 V	10		15		13		
		2 V	3		3		3		
th	Hold time, BCD inputs before LE↑	4.5 V	3		3		3		ns
		6 V	3		3		3		

'HC4511

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD	VCC	T,	4 = 25°C	;	T _A = -		T _A = -		UNIT							
	(INPUT)	(OUTPUT)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX								
				2 V			300		450		375								
	-	O tom t	C _L = 50 pF	4.5 V			60		90		75								
	D _n	Output		6 V			51		77		64								
			C _L = 15 pF	5 V		25													
				2 V			270		405		340								
	<u>LE</u>	O . stan . st	$C_L = 50 pF$	4.5 V			54		81		68								
			6 V			46		69		58									
for al			C _L = 15 pF	5 V		23													
^t pd							220		330		275	ns							
	BL	O de la contraction	$C_L = 50 pF$	C _L = 50 pF	C _L = 50 pF	4.5 V			44		66		55						
	BL	Output		6 V			37		56		47								
			C _L = 15 pF	5 V		18													
				2 V			160		240		200								
	ĪŦ	O . stan . st	C _L = 50 pF	4.5 V			32		48		40								
	LI	Output									,			1 °L ** -	"L ""	"L ""	"L ""	6 V	
			C _L = 15 pF	5 V		13													
				2 V			75		110		95								
t _t		Any	C _L = 50 pF	4.5 V			15		22		19	ns							
				6 V			13		19		16								

SCHS279D - DECEMBER 1998 - REVISED OCTOBER 2003

CD74HCT4511

timing requirements over recommended operating free-air temperature range V_{CC} = 4.5 V (unless otherwise noted) (see Figure 2)

		T _A = 25°C		T _A = −55°C TO 125°C		T _A = -40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE low	16		24		20		ns
t _{su}	Setup time, BCD inputs before $\overline{\text{LE}} \uparrow$	16		24		20		ns
th	Hold time, BCD inputs before LE↑	5		5		5		ns

CD74HCT4511

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM TO (INPUT)		-	Vcc	T _A = 25°C		;	T _A = -		T _A = −40°C TO 85°C		UNIT
	(INPUT)	(001P01)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	2	Output	C _L = 50 pF	4.5 V			60		90		75	
	D _n	Output	C _L = 15 pF	5 V		25						
	LE	Outmust.	C _L = 50 pF	4.5 V			54		81		68	
	LE	Output	$C_{L} = 15 pF$	5 V		23						
^t pd	BL	Ou den uit	$C_{L} = 50 \text{ pF}$	4.5 V			44		66		55	ns
	BL	Output	C _L = 15 pF	5 V		18						
	ĪŢ	Output	C _L = 50 pF	4.5 V			33		50		41	
	LI	Output	C _L = 15 pF	5 V		13						
t _t		Any	C _L = 50 pF	4.5 V			15		22		19	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER			TYP	UNIT
c _{pd} t	Power dissipation capacitance	'HC4511	114	pF
		CD74HCT4511	110	

† C_{pd} is used to determine the dynamic power consumption, per package. $P_D = C_{pd} \ V_C c^2 \ f_i + \Sigma \ C_L \ V_C c^2 \ f_0$ where: f_i = input frequency f_0 = output frequency C_L = output load capacitance

 V_{CC} = supply voltage



PARAMETER MEASUREMENT INFORMATION - 'HC4511




- NOTES: A. C_I includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. tpLz and tpHz are the same as tdis.
 - G. tpzL and tpzH are the same as ten.
 - H. tpl H and tpHI are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION - CD74HCT4511



- NOTES: A. C_I includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. tpLz and tpHz are the same as tdis.
 - G. tpzL and tpzH are the same as ten.
 - H. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications		
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	
DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	
Logic	logic.ti.com	Military	www.ti.com/military	
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
		Telephony	www.ti.com/telephony	
		Video & Imaging	www.ti.com/video	
		Wireless	www.ti.com/wireless	

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated